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Abstract-Up to- the present, how to process standby pow& is 
getting more and more attractive. Therefore, in this paper, 
hybrid methods, including duty cycle detection and current 
detection, are applied to controlling operation states of the 
synchronous rectification (SR) forward converter, so as to 
reduce standby power as minimum as possible. At the same time, 
the performance of the transient load response due to a step load 
change from nolfull to full/no load is also taken into 
consideration. The proposed approach is described in detail and 
verified by some simulation and experimental results. 
I. INTRODUCTION 
Recently, DCDC converters are getting more and more 
widely used in industrial applications, such as computers, 
communications systems, etc [I]. Among them, forward 
converters are getting more and more popular due to its 
inherent advantages, such as isolation, stability, etc. Up to 
now, some methods of reducing the standby power for the 
synchronous rectification (SR) forward converter are 
classified into two types. One is controlling the dead time 
between switches under different loads [2][3], and the other is 
exchanging operating states [4]. In practice, the latter has 
better effectiveness than the first. However, in [4], there is no 
consideration of the performance of transient load response. 
Consequently, in this paper, hybrid methods are presented to 
reduce standby power as well as to improve transient load 
response. Concerning the proposed topology, an field 
programmable gate arrays (FPGA) technique, together with 
an analogue to digital converter (ADC), is utilized not only to 
realize synchronous rectification (SR) control, but also to 
exchange operating states by using duty cycle detection for a 
step change from no to full load or by using both duty cycle 
detection and current detection for a step change from full to 
no load, in consideration of the performance of transient load 
response. Also, SR behavior and how to execute operating 
states exchange are described in detail. Eventually, some 
simulation and experimental results are provided to 




Fig. 1. System configuration of the experimental 
forward converter. 
11. SYSTEM CONFIGURATION 
In Fig. I ,  the system configuration of the experimental 
forward converter with an FPGA-based SR control technique, 
together with one 12-bit ADC- to get-  actual current 
information, is established according to the conventional 
PWM IC UC3843 control. In the beginning, the output 
voltage is tackled by the voltage controller whose resulting 
output signal, together with the sensed current flowing 
through the primary side of the main transformer MT after Dq, 
ip, is sent to UC3843 to create a fixed-frequency PWM signal, 
PWM-I. This signal is fed into FPGA that is made by 
ALTERA with a production name of EPM7128SCL84, to 
generate desired switching signals to drive the main MOSFET 
switch SI after a MOSFET drive, and the high-side MOSFET 
switch S2 and the low-side MOSFET switch S3 after their 
corresponding photocouplers and MOSFET drives as well as 
to determine the operating state of this forward converter. 
Also, the diodes DI, D2 and D3 are the body diodes for the 
MOSFET switches SI ,  S2 and S3, respectively. As for the 
output filter, it consists of the output inductor Lo and the 
output capacitor CO. As to the resonance snubber, it 
comprises the diodes Dsl and DS2, the inductor Ls, the 
capacitor Cs and the magnetization inductance of MT. Most 
of all, by taking transient load response into account, 
operating states are exchanged by FPGA according to the 
duty cycle if in the case of a step change from no to full load, 
whereas operating states are exchanged by FPGA according 
to both the duty cycle and the sampled current if in the case of 
a step change from full to no load. 
Fig. 2. Current flowing through Lo on the boundary between 
CCM and DCM under no SR, 
along with the voltage across Lo. 
111. BOUNDARY EQUATION BETWEEN 
CCM AND DCM UNDER NO SR 
In order to reduce the standby power at no load and to 
enhance the transient load response, this converter operates 
under hybrid conditions, SR and no SR. Therefore, under no 
SR, the boundary between the continuous current mode 
(CCM) and the discontinuous current mode (DCM) should be 
well defined herein. CCM is defined to be the condition that 
the current flowing through Lo is without zero current for 
some duration during the off time of the pulse modulation 
width (PWM) cycle at any time, whereas DCM is otherwise. 
Fig. 2 illustrates the voltage across Lo, VLO, and the 
corresponding current flowing through Lo, iLo. Thus, the 
boundary equation between CCM and DCM under no SR can 
be obtained according to Fig. 2 and hence the average current 
flowing through Lo on the boundary between CCM and DCM, 
ILoB, can be obtained as follows. 
From Fig. 2, 
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magnetization inductance of MT is neglected herein. The 
circuit operating modes in CCMl and CCM2 are somewhat 
different even under the same FPGA-based SR control 
algorithm. Before going into depicting this SR behavior, as 
seen from Fig. 3, it is noted that PWM-I is indicative of the 
PWM cycle created from UC3843 shown in Fig. 1 and is the 
same as MI except for some delay due to logic operation, MI, 
M2 and M3 denote the gate driving signals imposed on SI, S2 
and S3 respectively, and iLo indicates the current flowing 
through Lo. It is noted that the detailed illustrations of SR 
behavior are omitted because of the limitations of space. 
V. STATES EXCHANGE 
Regarding transient load response, the method of 
exchanging states due to a step change from no to full load is 
different from that due to a step change from full to no load. 
Obviously, variations of duty cycle at the interval of a load 
change from no to full load is much larger than those at the 
interval of a load change from full to no load. This is because 
the first is varied from DCM in the beginning whereas the 
latter is from CCM2. Thus, for effectiveness in detection, 
duty cycle detection is used for a change from no to full load 
whereas both duty cycle detection and current detection are 
utilized for a change from full to no load. Besides, since the 
sensed current from the parasitic resistance of MI has much 
noise, one current transformer is used to sense current about 
in the middle of the duty cycle. 
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Fig. 4. How to determine states exchange from no to full load. 
A .  From No to Full Load 
For the load to be changed from no to full load shown in 
Fig. 4, as a duty cycle of MI is over some value, say, d, the 
SR control signal, SRCON, is changed from the voltage 
reference low to the voltage reference high after the rising 
edge of the next duty cycle of MI. So, DCM is moved to 
CCMl. 
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Fig.3. Timing sequences for CCMl and CCM2 under SR. 
IV. SR BEHAVIOR 
The main power of the proposed FPGA-based SR forward 
converter is shown in Fig. 1 and described in Sec. 11. For the 
convenience of describing this circuit behavior, the detailed 
operation of the resonance snubber that contains the diodes 
Dsl and Dsr, the inductor Ls, the capacitor Cs and the 
I 
Fig. 5 .  How to determine states exchange from full to no load. 
B. From Full to No Load 
As shown in Fig. 5, information about the current on the 
primary side, sampled about in the middle of the duty cycle, is 
used to determined whether the state is changed or not for the 
load to be varied from full to no load. As the number, say, n 
of the events for the sampled current falling within the 
prescribed reference value, IREF, defined by the output current 
Io, happens, SRCON is altered from the voltage reference 
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high to the voltage reference low after the rising edge of the 
(n+l)th duty cycle of MI. Thus, CCMl is transferred to DCM 
viaCCM2. . 
VI. SIMULATION AND EXPERIMENTAL RESULTS 
Before discussing simulation and experimental results, the 
system specifications, how to create SRCON and hence to 
determine the operating state as well as to control the timing 
sequence of switches are described. 
A.  System Specifcations 
There are some key specifications required to be indicated: 
(i) system oscillation frequency for FPGA is set to 25MHz; (i) 
DC input voltage VI is 12V; (ii) DC output voltage Vo is 5V; 
(iii) rated DC output current IO_,ated is 10A; (iv) switching 
frequency f, is about 195kHz, which is obtained by dividing 
25MHz by 128 which is created by a prescribed 8-bit counter 
set in FPGA; (v) output inductor LO is 2.5uH; and (vi) turn 
ratio n is 5/6. Based on these statements, the average current 
flowing through Lo on the boundary between CCM and DCM, 
ILoB, can be calculated to be about 2.56A by (3). 
Set SRCOUNT=O SRCOUNT+l SRCOUNT=80 
Reset UC3843 
260ns 
Save the previous PWM-I 
duly cycle in PWM-DUTY 
60"s 
RestaR PWM-l 
nsn of the prevaus 
PWM.1 sur/ cycle 
nCONVST='W 10 enable ADC 
lo Sample current iP 
amut 1 5"s 
nEOC='O' 10 stop ADC 
20"s 
Save sampled dala 
I I 
keep SRCOUNT constant at 80 and set SRCON to '0'; 
otherwise, increase SRCOUNT by one and do not change 
SRCON. It is noted that '1' indicates the voltage reference 
high, whereas '0' indicates the voltage reference low. By the 
way, ip is sampled and used in exchanging states for a step 
load change from full to no load by comparing itself with IREF, 
as mentioned in Sec. V.B. Since a 12-bit ADC is utilized 
herein with the voltage range from 0 to SV, the ratio of the 
current transformer used to sense ip is set to 25 with a 
resistance load of 3 3 2 .  Thus, IREF is obtained to be about 
0.28A by setting the value of I s F  to 32 on condition Io is set 
to 0.5A that is below ILos (=2.56A) and makes sure that such 




Enable slope compensation SRCON='l' M*=V 
PWM_I='O' 
M1 duty Do'nl change Ml.MZ,MS M4O' 
Disable slope campensstion +, 
Fig. 7. How to generate the timing sequence 
for MI,  M2 andM3 based on SRCON. 
Fig. 8. Timing sequence of the associated events 
in CCMl at full load, simulated by FPGA. 
1s 7 ,..-- -1-1 ^ __I -1-.--.---.-111___ 
Fig. 9. Timing sequence of the associated events 
in DCM at no load, simulated by FPGA. 
C. Operating States Exchange 
As shown in Figs. 7, 8 and 9, the process also begins from 
resetting UC3843. For extending the duty cycle of PWM-I 
over So%, the slope compensation signal SLOPECOMP, 
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opposed to MI, is needed and generated by FPGA. According 
to the information on SRCON mentioned above, SRCON is 
used to exchange operating states if the load is varied from 
no/full load to full/no load. To explain more briefly, if 
SRCON=’l’, the operating state is under SR; othenvise, 
under no SR. For MI, M2 and M3 to be concerned, Mi to drive 
SI  is almost the same as PWM-I that is created from UC3843, 
except for some delay due to logic operation, and Mz and M3 
to drive Sz and S3 respectively are ANDed with SRCON to 
determine the forward converter to operate under SR or no SR. 
And, the timing sequence between MI,  M2 and M3 can be 
described according to the flowchart in Fig. 7 along with SR 
behavior in Sec. IV. It is noted that there are three judgment 
events of SRCON and exchanging operating states occurs at 
the second judgment event. By the way, since a prescribed 8- 
bit counter in FPGA, reset by the rising edge of the duty cycle 
of MI,  is used to create switching frequency as well as to 
control the states exchange of SRCON after the counter 
number reaches a value of 3. Also, if the duty cycle of MI is 
over 80%, then MI is turned off in order to get enough 
resetting time for the main transformer MT. 
D. Experimental Results 
1) Standby p o w e r  comparison: By comparing the standby 
power under SR with that under no SR, under the same 
condition that IO = OA and Vl=12V, the input currents under 
SR and no SR are measured to be 0.28A and 0.18A, 
respectively. That is to say, a difference in standby power 
between them is 1.2W. And this is why exchanging operating 
states is indispensable for reducing standby power. Thus 
based on this, the following are results taking into account 
minimization of standby power as well as improvement of 
transient load response. 
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Fig. 10. Timing sequence from no to full load, 
obtained from a logic analyzer. 
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Fig. 1 1. Timing sequence from full to no load, 
obtained from a logic analyzer. 
2 )  Transient load response: As shown in Figs. 10 and 1 1, a 
logic analyzer is mainly used to display the relationship 
between MI,  Mz, M3 and SRCON due to a step load change. 
The result from no to full load shown in Fig. 10 demonstrates 
that as the duty of MI is larger than 50%, SRCON is forced to 
be ‘1’ after the rising edging of the next duty cycle of MI,  and 
hence operating state is changed from DCM to CCM1. Also, 
the result from full to no load shown in Fig. 11 describes that 
as SRCOUNT reaches a prescribed value of 80, which is not 
shown clearly herein, the operating state is changed from 
CCMl to DCM via CCM2 after the rising edge of the 81th 
duty cycle of MI. It is noted that to avoid a large voltage spike 
occurring, M2 is activated prior to turning on M I  as soon as 
SRCON changes. 
As demonstrated in [ 5 ] ,  the recovery time of transient load 
response under SR is better than that under no SR, especially 
from full to no load. So, in Fig. 12, SRCON is changed from 
‘0’ to ‘ 1 ’  almost at the instant of a step change in output 
current from no to full load, and hence the recovery time of 
the undershoot on Vo is almost controlled under SR. 
Regarding Fig. 13, as a step change in output current from full 
to no load occurs, there is elapsed time between output load 
variation and SRCON change, say, 470us in practice but 
430us from calculation. This is because there IS one spike 
noise or more over IREF, thus making SRCOUNT to be reset 
and count from zero again. In this case, the recovery time of 
the overshoot on Vo is controlled also under SR, but it is to be 
explained clearly that the reason why the output voltage 
overshoot occurs once more as soon as SRCON exchanges 
states is that the time the duty cycle of MI is transferred to the 
desired value required in DCM needs several cycles, as 
referred to Fig. 11, thereby causing additional energy to be 
sent to the secondary side and hence the output capacitor CO 
to be charged. 
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Fig. 12. Transient load response from no to full load with a 
time scale of 500us/div: (i) Io with 15A/div for channel 1; 
(ii) SRCON with 5V/div for channel 2; (iii) output voltage 
variation with 100mV/div for channel 3. 
Fig. 13. Transient load response from full to no load with a 
time scale of 500us/div: (i) Io with 15Ndiv for channel 1; 
(ii) SRCON with SV/div for channel 2; (iii) output voltage 
variation with 100mV/div for channel 3. 
VII. CONCLUSIONS 
The motivation of this paper is to reduce standby power for 
the SR forward converter, along with taking transient load 
response into account. In order to realize this, duty cycle 
detection cooperates with current detection in controlling 
operation states. And the proposed approach is described in 
detail by some key flowcharts and then simulated and 
experimented with. 
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